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Abstract—Synchronous data-flow languages are used as design
approaches in developing embedded and critical real-time sys-
tems in which synchronous programs are verified by applying
formal verification. In a synchronous design approach, trans-
formation and optimization are used to transform synchronous
programs and generate general purpose executable code. The
incorrectness of the transformations make the guarantees unable
to carry over the transformed programs and the executable
code. In this work, adopting the translation validation ap-
proach, we present an automated verification process to verify
the correctness of the synchronous language compiler SIGNAL
transformations and code generation on the clock information.
Keywords—Formal verification, Translation validation, Vali-
dated compiler, Code generator, Synchronous programs.
I. INTRODUCTION
Adhering to the synchronous paradigm, synchronous data-
flow languages such as LUSTRE [10] or SIGNAL [8] have been
introduced and successfully used to design and implement em-
bedded software architectures and critical real-time systems.
For critical application high-assurance systems, reliability in
code generated from these tools is tantamount: generated code
shall behave as prescribed by the semantics of the source spec-
ification (e.g. program proofs, model checking, traceability and
qualification, etc). However, and before code can be generated,
the compilation of high-level, synchronous, specification is a
complex process that involves many analysis and program
transformation stages. Some transformations may introduce
additional informations or constraints, to refine the meaning
of the original specification and/or remove or specialize the
behavior of the source specification, like static scheduling.
Thus, and even if compliant with a ”five-nines” (99.999%)
reliability, large-scale use of high-TRL compilers for large
specifications may improbably yet not uncertainly yield bugs.
One, nonetheless, expects the formally verified behavior of the
source specification to be preserved in the code automatically
generated from it and naturally requires it to be formally
checked as well.
Means to circumvent compiler bugs are to entirely rewrite
the code generator (in our case, e.g., the 500k c-code lines
SIGNAL compiler) using a theorem proving tool such as Coq,
or qualify its compliance to DO-178c recommendations for
a particular execution platform, or to formally verify the
conformance of its output to its input for each run of the code
generator. The first solutions yield a situation where the code
generator can either hardly or impossibly be further optimized
and updated, whereas the last one provides ideal separation
between the tool under verification and its checker.
In this aim, translation validation was introduced in the
90’s by Pnueli et al. as a technique to formally verify the
correctness of code generated from the data-flow synchronous
language SIGNAL using model checking. Rather than certify-
ing the code generator (by writing it entirely using a theorem
prover) or qualifying it (by obeying to the 27 documentations
required as per the DO-178C) translation validation provides
a scalable approach to assessing the functional correctness
of automatically generated code. By revisiting transition val-
idation, which in the 90’s suffered from the limitations of
theorem proving and model checking technologies available
then, we aim at developing a scalable and flexible approach
that applies to an existing 500k-lines implementation of SIG-
NAL, POLYCHRONY, and is capable of handling large-scale,
possibly automatically generated, SIGNAL programs, while
using of-the-shelf, efficient, model-checkers and SAT/SMT-
solving libraries.
Our approach is to apply formal methods to the compiler
transformations itself in order to automatically generate formal
evidence that the semantics of the source program is preserved
during program transformation and compilation, as per ap-
plicable qualification standards (DO-178). Moreover, and on
the contrary to previous or related approaches, our aim is to
provide means for implementing this approach in a scalable
way which, unlike specifications of SMT-solving techniques
within theorem provers, uses modern model checking tools
or efficient SMT libraries to achieve the expected goals:
traceability and formal evidence.
In this paper, we adopt translation validation [22] to provide
an automated correctness proof of a synchronous data-flow
source specification with respect its generated sequential exe-
cutable code. In [14], we proved that controllers synthesized
from logical timing constraints, consisting of ternary clock
relations, could be checked correct in all states of the system
under verification by using model checking techniques.
The present paper continues this prospect and presents
the verification method applied to code generation stages.
It addresses the formal verification of the generated C-code
from a refined and optimized intermediate specification in
which a controller enforces logical timing constraints and in
which the execution-order of data-flow equations is completely
scheduled. As a result, all individual transformations, opti-
mizations, and code generation phases of the compiler are
followed by a verification step which proves the correctness
of transformations. The compiler continues if and only if
correctness is proved and returns an error and trace otherwise.
The remainder of this paper is organized as follows. Section
II introduces the formal model of our verification tool and
the automatic translation from SIGNAL specifications into it.
Section III presents a method to translate generated sequential
C code back into SIGNAL using SSA decomposition. In
Section IV, we define the refinement relation which for-
mally proves conformance between the original specification
and that reverse-engineered from its generated code. Section
V addresses the application of the verification process to
the SIGNAL compiler, and its implementation integrated in
the POLYCHRONY toolset. Section VI presents some related
works, concludes our work and outlines future directions.
II. AN EQUATIONAL MODEL OF SYNCHRONOUS PROGRAMS
A. Overview of the SIGNAL language features
In SIGNAL language [9], a signal noted as x is a sequence
of values with the same type x(ti)i∈N, which are present at
some instants. The set of instants (or time tags) where a signal
is present is the clock of the signal, noted xˆ. A particular type
of signal called event is characterized only by its presence,
and always has the value true. The constructs of the language
use an equational style to specify the relations between signals
in the form R(x1, ..., xk). Systems of equations on signals are
built using a composition construct which defines a process.
A whole program is a process which runs infinitely taking
parameters, input signals for computing the output signals to
react to the environment.
The language is based on seven different types of equa-
tions to construct primitive processes or equations specifying
computations over signals. And a composition operation is
used to build more elaborate processes in the form of systems
of equations. We will present each equation along with its
semantic meaning and the implicit relationships between the
clocks of the input and output signals.
• Equation on Data: The equation y := f(x1, ..., xn)
where f is an n-ary relation over numerical or boolean
data types, defines a process whose output y(t) for tag
t ∈ yˆ is y(t) = f(x1(t), ..., xn(t)). The clock constraint
of the input and output signals is yˆ = xˆ1 = ... = xˆn.
• Delay: The equation y := x$1 init a defines a process
whose output y(ti) = a if ti is the initial time tag, and
for every other tag, y(ti) = x(ti−1). The clock constraint
of the input and output signals is yˆ = xˆ.
• Merge: The merge equation y := x default z defines a
process whose output at time tag t is y(t) = x(t) when
t ∈ xˆ and y(t) = z(t) if t 6∈ xˆ ∧ t ∈ yˆ. The clock
constraint of the merge equation is yˆ = xˆ ∪ zˆ.
• Sampling: The sampling equation y := x when b defines
a process whose output signal y(t) has value x(t) when
the signal x is present and the boolean signal b is present
with the value true. The clock constraint of input and
output signals is yˆ = xˆ ∩ [b] where [b] = {t ∈ bˆ|b(t) =
true}.
• Composition: P , P1 | P2 where P1 and P2 are
processes. P consists of the composition of the systems
of equations. The composition operator is commutative
and associative.
• Restriction: P , P1 where x, where P1 and x are
a process and a signal, respectively. It enables local
declarations in the process P1, and leads to the same
constraints as P1.
• Equation on clocks: The language allows clock con-
straints to be defined explicitly by equations. The signal’s
clock is represented by a special signal of type event
which carries only a single value true. It specifies the
presence of the signal, denoted xˆ. Thus, equations on
clocks over signals are equations over their corresponding
event signals. They are: (i) the synchronization relation
x =ˆ y , xˆ = yˆ, (ii) clock union relationship
x +ˆ y , xˆ default yˆ, (iii) clock intersection relationship
x ∗ˆ y , xˆ when yˆ.
B. An equational model of the synchronous program behavior
In this section, we will present an approach to model
the clock semantics of a synchronous program. The clock
semantics consists of the clocks of data-flows in which define
the status of the data-flows (present or absent) and the explicit
and/or implicit clock relations in the program.
We introduce some notations that will be used in this paper.
We denote by Z/pZ[Z] the set of polynomials over variables
Z = {z1, ..., zk}, whose coefficients range over Z/pZ, where
Z/pZ is the finite field modulo p, with p prime. For a
polynomial P1(Z), P2(Z), P (Z) ∈ Z/pZ[Z], we denote
• Sol(P ) , {(z1, ..., zk) ∈ (Z/pZ)k|P (z1, .., zk) = 0}
• Sol(P1 ∗ P2) = Sol(P1) ∪ Sol(P2) (union)
• P1 ⊕ P2 , (P p−11 + P p−12 )p−1, then Sol(P1 ⊕ P2) =
Sol(P1) ∩ Sol(P2) (intersection)
• P , 1 − P p−1, then (Z/pZ)k\Sol(P ) = Sol(P )
(complementary)
• P1 ⇒ P2 , P1 ∗ P2, then Sol(P1 ⇒ P2) = {Z ∈
(Z/pZ)k|P1(Z) = 0⇒ P2(Z) = 0}
• ∃ziP , P |zi=1 ∗ P |zi=2 ∗ ... ∗ P |zi=p
• ∀ziP , P |zi=1 ⊕ P |zi=2 ⊕ ...⊕ P |zi=p
where P |zi=v is P obtained by instantiating any occurrence
of variable zi by value v. The manipulations of polynomials
over the finite field modulo p can be found in [3].
Synchronous data-flow languages represent data as an infi-
nite sequence of values called data-flow, and each data-flow
is combined with an associated abstract clock as a means of
discrete time to define the presence or absence of the data
in its data-flow. The structure of synchronous programs is
usually described as a series of equational definitions. And
the whole system is represented as systems of equations.
This original structure makes that it is natural to represent
the program behaviors in terms of systems of equations. As
we have mentioned above, we would like to cope with the
clock semantics. In other words, our aim is to build formal
models which represent the behaviors of synchronous data-
flow programs in terms of the presence, absence of values in
a data-flow (abstract clock) and the timed constraints (clock
relations). The principle is to encode the status of a value in
a data-flow with two possible values: absence and presence.
We will use the finite field modulo p = 3,Z/3Z, i.e. integers
modulo 3 : {−1, 0, 1} to encode the status of values in a
data-flow. For the Boolean data-flow x, three possible status
of x at an instant time are encoded as: present ∧ true →
1; present ∧ false → −1; absent → 0. For the non-boolean
data-flows, it only need to encode the fact that the value is
present or absent (the clock value of the data-flow is true
or false): present → ±1; absent → 0. And the clock of a
data-flow is the square x2 : 1 if present, 0 if absent.
Thus, two synchronous data-flows (they have the same clock)
x and y satisfy the constraint equation: x2 = y2. It is obvious
that the clock semantics of a synchronous data-flow program
can be modeled efficiently with a PDS whose coefficients
range over Z/3Z. We introduce state variables to encode
the operators that memorize the past values of a data-flow
(e.g. SIGNAL delay operator). The vector values (x1, ..., xn),
(x′1, ..., x
′
n) store respectively the past values and the current
values of the data-flows that are involved in the memorizing
operators. Systems of polynomial equations characterize sets
of solutions, which are states and events of programs. A
system of equations based method consists in manipulating
the equation systems instead of the solution sets, avoiding the
enumeration of the state space [2]. A PDS has no terminal
state because a synchronous data-flow program takes infinite
input data streams, thus for every state, there exists always the
events to produce the next state.
Definition 1: A PDS is a system of equations which is
organized into three subsystems of polynomial equations of
the form: 
Q(X,Y ) = 0
X ′ = P (X,Y )
Q0(X) = 0
where:
• X is a set of n variables, called state variables, repre-
sented by a vector in (Z/3Z)n;
• Y is a set of m variables, called event variables, repre-
sented by a vector in (Z/3Z)m;
• X ′ = P (X,Y ) is the evolution equation of the system.
It can be considered as a vectorial function [P1, ..., Pn]
from (Z/3Z)n+m to (Z/3Z)n;
• Q(X,Y ) = 0 is the constraint equation of the system. It
is a vectorial equation [Q1, ..., Ql];
• Q0(X) = 0 is the initialization equation of the system.
It is a vectorial equation [Q01 , ..., Q0n ].
TABLE I
PROGRAM Merge AND ITS PDS MODEL
process Merge =
( ? boolean X;
! boolean Z)
(| Z := X default (not ZN)
| ZN := X$1 init true
| X ˆ= when ZN
|)
where
boolean ZN init true;
end;
initialisation:
ξ = 1
evolution:
ξ′ =
x+ (1− x2) ∗ ξ
constraint:
z = x− (1− x2)zn,
zn = x2ξ,
x2 = −zn− zn2
C. PDS model of SIGNAL programs
In order to model the clock semantics of a SIGNAL program,
each program individual equation is translated into some poly-
nomial equations. The language uses some primitive equations
to construct programs. Thus, we only need to define the
translation of these primitive equations to polynomial equa-
tions over the finite field (Z/3Z)n. The composition equation
is simply translated as the combination of the polynomial
equations in the same equation system. For the equations on
clocks they are derived directly from the primitive equations.
The delay operator $ requires memorizing the past value of the
signal, that is done by introducing a state variable ξ, where
ξ stores the previous value of the signal and ξ′ stores the
current value of the signal. The following shows the translation
of the primitive equations of the language. For instance, the
primitive equation z := x and y is represented by a system
of two polynomial equations; z = xy(xy − x − y − 1) and
x2 = y2 whose coefficients range over Z/3Z.
• With Boolean signals:
y := not x : y = −x
z := x and y : z = xy(xy − x− y − 1);x2 = y2
z := x or y : z = xy(1− x− y − xy);x2 = y2
z := x default y : z = x+ (1− x2)y
z := x when y : z = x(−y − y2)y
y := x$1 init y0 : ξ′ = x+ (1− x2)ξ; y = x2ξ; ξ0 = y0
• With Non-Boolean signals:
y := f(x1, ..., xn) : y
2 = x21 = ... = x
2
n
z := x default y : z2 = x2 + y2 − x2y2
z := x when y : z2 = x2(−y − y2)
y := x$1 init y0 : y2 = x2
For example the simple SIGNAL program shown in Table
I that specifies the output signal as the merge of the input
signal X and its negative past value, is translated in the PDS
model with variables x, z and zn corresponding to the boolean
signals X,Z,ZN and a state variable ξ for the delay operator.
Note that SIGNAL allows one to explicitly manipulate clocks
through some derived constructs that can be rewritten in terms
of primitive ones. For instance, y := when b is equivalent to
y := b when b.
III. TRANSLATING SEQUENTIAL CODE INTO
SYNCHRONOUS PROGRAM
A. SSA: an intermediate representation
Our methodology of translating sequential code (e.g.
C/C++) into synchronous program is via the use of the
compiler GNU Compiler Collection (GCC) [7] to transform
the sequential code into Static Single Assignment (SSA) as
an intermediate form. Then we apply a translation scheme to
obtain a synchronous program from SSA as described in [5],
[11].
SSA is a form of Control Data Flow Graph (CDFG) which
is used as an intermediate representation for all compilation
phases of GCC. It allows the compiler to do transformations
and optimizations easily and efficiently. A CDFG is a directed
graph whose vertices and edges represent the control flow
nodes and the pass of control flow, respectively. There are
three basic block types of control flows :
• Basic blocks (Bi): the set of statements without jumps.
• Test blocks (Ti): represent conditional branching expres-
sions.
• Join blocks (Ji): represent the results of test blocks. Every
test node has a corresponding join successor node.
In SSA form, each variable receives exactly one assignment
during it lifetime. Translating a program in CDFG form into
SSA form is a two steps process.
• Some trivial φ-function are inserted at some of the join
nodes in CDFG.
• New variables Vi are generated. Each mention of a
variable V in the program is replaced by a mention of
one of the new variables Vi.
The φ function is added to join blocks in order to choose
the new variable value depending on the program control-
flow. Its form at entrance to a node X is V ←− φ(R,S, ..),
where V,R, S, .. are variables. The number of operands is the
number of control flow predecessors of X or the number of the
predecessors of the join block. For example, x3 ←− φ(x1, x2)
means “x3 takes the value x1 when the flow comes from the
block where x1 is defined, and x2 otherwise”. The detailed
transformations of C/C++ to SSA which are implemented in
GCC are discussed in [15], [16].
Consider a typical C program whose CFDG has four basic
blocks, one test block and one join block. Applying the two
steps above give us the SSA form as follows.
B0: y1 = a1 ∗ b1
z1 = a1 ∗ c1
T1: if (y1 > z1 − 1) goto B2
else goto B3
B2: x1 = y1 − z1
B3: x2 = z1 − y1
J4: x3 = φ(x1, x2)
B5: result = x3 ∗ a1
B. SSA to SIGNAL
In this section, we present a scheme to automatically trans-
form SSA form into a synchronous program. To demonstrate
it, we present a scheme to automatically transform SSA form
into SIGNAL equations.
In general, we can consider SSA forms have the following
syntax.
(program)
pgm ::= L:blk | pgm
(block)
blk ::= stm;blk | rtn
(instruction)
stm ::= x = f(y*)(function call)
| x = φ(y*)(φ function)
| if x goto L(conditional branching)
(return)
rtn ::= goto L (goto) | return (return)
The translation scheme is defined by induction on the syntax
of a program in the SSA form. For each block of label L, we
use an input clock xL, an immediate clock ximmL and an output
clock xexitL as boolean signals in the translated synchronous
program, we denote the next value of x by x′. The clock xL is
set to be present if L is scheduled in the predecessor block (by
emitting x′L). The clock x
imm
L is set to be present to activate
the block L immediately. The clock xexitL is et to true when
the execution of the block labeled L terminates. The block is
scheduled to execute if and only if the union of clocks xL and
ximmL is present. For some blocks such as test and join blocks,
it is not needed to use all these clocks because their statements
can be scheduled to execute when the output clocks of their
predecessors are present.
For an instruction stm, a block blk labelled L and a program
pgm, the functions F [[stm]]e1L = 〈P 〉e2 ,F [[blk]]e1L = 〈P 〉e2
and F [[pgm]] return a SIGNAL process P and the output clock
e2. These function take three arguments the instruction (or
block), the label of the block, and an input clock e1. The
following describes a general rules of the translation scheme
from SSA form to SIGNAL process. The notation e ⇒ P
means that if the clock e is present then proposition P holds.
(1) F [[L : blk; pgm]] = F [[blk]]xL∨ximmLL |F [[pgm]]
(2) F [[stm; blk]]eL = F [[stm]]eL = 〈P 〉e1 |F [[blk]]e1L
(3) F [if x goto L1]]eL = 〈GL(L1, e ∧ x)〉e∧¬x
(4) F [x = f(y∗)]]eL = 〈E(f)(xy ∗ e)〉e
(5) F [[goto L1]]eL = (e⇒ xexitL |GL(L1, e))
(6) F [[return]]eL = (e⇒ (xexitL |xexitf ))
where:
GL(L1, e) = if L1 is after L in the control-flow then
e⇒ ximmL1 else e⇒ x′L1 .E(f)(xy ∗ e) = e⇒ (xˆ|x = [[f ]](y, z)),∀fxyze.
Our aim is to translate the C/C++ code generated by the
compiler that usually consists of some actions of reading and
writing data streams. However, in a synchronous data-flow
program, it does not needed to represent any information about
reading and writing data streams. Thus, it is not need to encode
the statements of reading and writing in the C/C++ code. In
addition, the pointer data type in the generated code is only
used in reading and writing statements. As consequence, we
will not mention a method to encode pointers, a solution of
this problem can be found in [5].
IV. FORMAL VERIFICATION OF SYNCHRONOUS COMPILERS
A. Definition of correct transformation: Refinement
Our aim is to verify formally that the clock semantics
are preserved for every stage of a compiler. In order to do
that, we propose a formal definition of correct transformation
between two PDS models. Given a PDS model over the finite
field Z/3Z, it can be represented as an intensional Labeled
Transition System (iLTS) as defined in Definition 2:
Definition 2: An iLTS is a structure L = (Q,Y, I, T ),
where Q is a set of states, Y is a set of event variables, I
is a set of initial states, and T ⊆ Q × Z/3Z[Y ] × Q is the
transition relation. Each transition is labeled by a polynomial
over the set Y .
The iLTS representation of a PDS can be obtained directly
from the sets of state variables, event variables, systems of
initial equations, evolution equations, and constraint equations
with Q = DX =
∏
i∈[1,n]
Dxi = (Z/3Z)n as the domain of
a set of variables X = (x1, ..., xn); Y = (y1, ..., ym); I =
Sol(Q0(X)); (q, Pq(Y ), q′) ∈ T where Pq(Y ) ≡ Q(q, Y ) ⊕
(P (q, Y ) − q′). We write q P (Y )−−−→ q′ (or for short q P−→ q′),
instead of (q, P (Y ), q′) ∈ T . Then iLTSs can be viewed as
an “intensional” representation of classical LTSs, where the
labels are tuples in (Z/3Z)m: each arrow of the iLTS labeled
by P (Y ) intensionally represents as many arrows labeled by
some y ∈ Sol(P (Y )). We will call Ext(L) the corresponding
“extensional” LTS.
Definition 3: The infinite sequence σ = q0, y0, q1, y1, ...
where qi ∈ Q, yi ∈ DY for each i ∈ N, is an execution
if q0 ∈ I and there exists a polynomial P (Y ) such that
(qi, P (Y ), qi+1) ∈ T ∧ yi ∈ Sol(P (Y )) for each i ∈ N.
σact = y0, y1, ... is called action-based execution of the
execution σ.
We denote by ||L||, ||L||act the sets of all executions and
action-based executions of an iLTS L, respectively. Consider
the two iLTSs A = (Q2, Y, I2, T2) and C = (Q1, Y, I1, T1),
to which we refer respectively as a source program and
a compiled program produced by a synchronous data-flow
compiler. We assume that they have the same set of event
variables. In case the set of event variables of the compiled
model is different from the set of event variables of the source
model, we consider only the common event variable and
the different event variables are considered as hiding events
[20]. The clock semantics are the event values and they are
represented by action-based executions of the corresponding
iLTS. Therefore, we say that A and C have the same clock
semantics if:
∀σact.((σact ∈ ||C||act ⇒ σact ∈ ||A||act)
∧ (σact ∈ ||A||act ⇒ σact ∈ ||C||act)) (1)
Requirement (1) is too strong in general to be practice for
synchronous data-flow languages. The source language is
usually non-deterministic, compilers are allowed to select one
of the possible behaviors of the source program. Additionally,
compilers do transformations, optimizations for removing or
eliminating some wrong behaviors of the source program
(e.g. eliminating subexpressions, trivial clock constraints). To
address these issues, we relax the requirement (1) as follows:
∀σact.(σact ∈ ||C||act ⇒ σact ∈ ||A||act) (2)
Requirement (2) says that all action-based executions of C are
acceptable executions of A. And we say that C refines A w.r.t
action-based executions. We write C v A to denote the fact
that C refines A. With an unverified compiler of synchronous
data-flow language, each compilation task is followed by our
refinement verification process to provide formal guarantees
as strong as those provided by a formally verified compiler.
Indeed, consider the following process:
Cp′(A) = if Cp(A) is
Error → Error
| OK(C)→ if C v A then OK(C) else Error
where Cp(A) is the compilation task from source program
A to either compiled code (written as Cp(A) = OK(C)) or
compilation errors (written as Cp(A) = Error).
B. Proving refinement by simulation
We now discuss an approach to check the existing of
refinement by using simulation techniques. We will show that
if there exists a symbolic simulation for C and A as defined
in Definition 4 then C v A.
Definition 4: A symbolic simulation for (C,A) is a binary
relation R ⊆ Q1×Q2 which satisfies the following properties:
• (A) ∀q1 ∈ I1,∃q2 ∈ I2, (q1, q2) ∈ R.
• (B) for any (q1, q2) ∈ R it holds that: if q1 P−→ q′1 there
exists a finite set of transitions (q2
Pi−→ qi2)i∈I (where
I is a set of indexes) with Sol(P ) ⊆ Sol(∏
i∈I
Pi) and
(q′1, q
i
2) ∈ R,∀i ∈ I .
Condition (A) asserts that every initial state of C is related
to an initial state of A. According to condition (B), for every
transition from the state q1 which is labeled by the set of
events represented by Sol(P (Y )), there exists some transitions
from the state q2 which are labeled by the same set of events.
Since symbolic simulation is closed under arbitrary unions, so
there is a greatest symbolic simulation. And we say that C
is simulated by A (or, equivalently, A simulates C), denoted
C  A. Two states q1 and q2 are similar, denoted q1  q2, if
there exists a symbolic simulation R with (q1, q2) ∈ R. We
define a family of binary relations j⊆ Q1×Q2 by induction
over j ∈ N.
• 0, Q1 ×Q2.
• q1 (j+1) q2 iff for all (q1, P, q′1) ∈ T1, there exists
a finite set of transitions (q2, Pi, qi2)i∈I with (P ⇒
Πi∈IPi) ≡ 0 ∧ q′1 j qi2 for all i ∈ I , where I is a
set of indexes.
Based on the above definition, we can now have the following
theorem which gives us a method to compute the greatest
symbolic simulation as a greatest fixed point.
Theorem 1: Let C and A be two iLTSs.
1) There exists a symbolic simulation for (C,A) if and
only if there exists a simulation for (Ext(C), Ext(A)).
2) Then for all q1 ∈ Q1 and q2 ∈ Q2, q1  q2 iff
q1(
⋂
n∈N n)q2, where (
⋂
n∈N n) =0 ∩ 1
∩...∩ n.
Proof: Due to the lack of space, we present the proof in
Appendix A.
The use of a symbolic simulation as a proof method to check
the existing of refinement between C and A is stated in the
following theorem.
Theorem 2: If there exists a symbolic simulation for (C,A),
then C v A.
The proof of Theorem 2 is trivial with following Lemma 3.
Lemma 3: R is a symbolic simulation for (C,A), and
(q1, q2) ∈ R. Then for each infinite (or finite) execution
σ1 = q0,1, y0,1, q1,1, y1,1, ... starting in q0,1 = q1 there exists
an execution σ2 = q0,2, y0,2, q1,2, y1,2, ... from state q0,2 = q2
with the same length such that (qj,1, qj,2) ∈ R and yj,1 = yj,2
for all j.
Proof: Due to the lack of space, we present the proof in
Appendix A.
Due to the transitive property of symbolic simulation our
verification process can be decomposed well. Let A, I and
C three iLTSs, if I  A and C  I then C  A (the proof is
trivial based on the definition of symbolic simulation).
C. Identification of counterexamples
Assume that symbolic simulation for (C,A) does not exist,
we will find the set of states along with their associated
events which can be used to construct counterexamples in C,
CounterPositions ⊆ Q1 × Y . The CounterPositions can be
computed along with the the relation R ⊆ Q1 × Q2 which
satisfies the following properties:
• for any (q1, q2) ∈ R it holds that: if q1 P−→ q′1 then for
any transition (q2
Pi−→ qi2) with Sol(P ⊕ Pi) 6= ∅, it has
(q′1, q
i
2) ∈ R.
• and (q1, y) ∈ CounterPositions,∀y ∈ Sol(P ⊕ Pi)
The correctness of this computation follows from the fact
that the symbolic simulation relation between C and A is a
greatest fixed point and R is the complement of the symbolic
simulation. Given a CounterPositions, every counterexamples
σ = q0, y0, q1, y1, ... can be constructed from the CounterPo-
sitions by getting (qi, yi) ∈ CounterPositions, i = 0, 1, 2, ...
such that q0 ∈ I1 and qi is successor of qi−1.
V. PROVING THE SIGNAL COMPILER
A. Proving the compiler code generation
In this section, we will apply the translation validation
approach that we have presented to the widely used compiler
from the synchronous language SIGNAL. This compiler [4]
consists of a sequence of code transformations. Some trans-
formations are optimizations that rewrite the code to eliminate
subexpressions, inefficiencies. The compilation process may
be seen as a sequence of morphisms rewriting programs to
SIGNAL programs or executable code. For convenience, the
transformations of the compiler are classed into three phases
as depicted in Figure 1. The validator asserts that *.C 
* SEQ TRA.SIG  * BOOL TRA.SIG  * TRA.SIG  *.SIG
along the compiler transformations.
*.SIG *_TRA.SIG *_BOOL_TRA.SIG *_SEQ_TRA.SIG C/C++, Java
Clock 
calculation
Boolean 
abstraction, 
schedule
Code 
generation
Fig. 1. Scheme of the SIGNAL compiler
B. Implementation of symbolic simulation with SIGALI
Algorithm 1 Compute symbolic simulation R(X1, X2)
Require: C = (X1, X ′1, Y, I1, T1), A = (X2, X ′2, Y, I2, T2)
Ensure: R(X1, X2)
1: R0(X1, X2) ≡ 0
2: while Rj(X1, X2) is not convergent do
3: Rj+1(X1, X2) ≡ Rj(X1, X2) ⊕
4: ∀X ′1∀Y [(T1(X1, Y,X ′1) → ∃X ′2(T2(X2, Y,X ′2) ⊕
Rj(X ′1, X ′2))]
5: end while
6: if ∀X1[(I1(X1)→ ∃X2(I2(X2)⊕R(X1, X2))] then
7: return R(X1, X2)
8: else
9: return R(X1, X2) ≡ 1
10: end if
We will discuss how to implement the validator by using
the companion model-checker of the POLYCHRONY toolset,
SIGALI in which symbolic simulation computation and iden-
tification of counterexamples can be implemented as extended
libraries. We use polynomials to represent an iLTS in the more
specific form L = (X,X ′, Y, I, T ), where X,X ′, Y are the
sets of state and event variables as in the corresponding PDS;
I(X) = Q0(X) is polynomial representing the set of initial
states Sol(Q0); T (X,Y,X ′) ≡ Q(X,Y ) ⊕ (P (X,Y ) −X ′)
is polynomial representing the transition relation.
Polynomials are internally represented as Ternary Decision
Diagrams (TDD) (an extension of Binary Decision diagrams
(BDD) [1], [6]) that are convenient for an efficient manipula-
tion of polynomial equation systems. Theorem 1 gives us an
Name nX nY
EquationSolving.z3z 1 8
EquationSolving SEG TRA.z3z 1 10
Oscillo.z3z 5 9
Oscillo SEG TRA.z3z 5 10
VTAlarm.z3z 19 45
VTAlarm SEG TRA.z3z 19 53
VTChronometer.z3z 6 33
VTChronometer SEG TRA.z3z 6 37
VTSuper.z3z 5 21
VTSuper SEG TRA.z3z 5 28
iterative algorithm to compute the greatest symbolic simula-
tion. It can be obtained by computing the convergence of the
sequence (Rj)j∈N as in Algorithm 1, which can be efficiently
implemented with the SIGALI fixed point computation. The
implementation of identification of counterexamples is done in
the same manner. The correctness of this algorithm is proved
by the following propositions.
Proposition 4: For all j ∈ N,Rj(x1, x2) = 0 if and only
if x1 j x2.
Proposition 5: Algorithm 1 terminates and at the end,
R(x1, x2) = 0 if and only if x1  x2.
C. Experimental results
In Table II, we provide some experimental results computing
symbolic simulation. The experimental results deal with the
complexity of computation of PDS, iLTS, and symbolic simu-
lation. We obtain a description complexity of the computations
by the number of TDD nodes that we need to represent
the manipulation of polynomial equations. For instance, we
consider a PDS model of program A.SIG in the text form
A.Z3Z and its compiled form A SEG TRA.SIG in the text
form A SEG TRA.Z3Z. In the nX, nY columns, we write
the numbers of state variables and event variables, respec-
tively. Hence, the polynomial equations Q0(X), Q(X,Y ),
and X ′ = P (X,Y ) have nX, nX + nY, and 2nX + nY
variables. The polynomial equations I(X), and T (X,Y,X ′)
of the iLTS have nX and 2nX + nY variables, respectively.
And the symbolic simulation R(X1, X2) has nX1 + nX2
variables, where R(X1, X2) is the symbolic simulation for
(A.Z3Z,A SEG TRA.Z3Z). In our implementation, in the PDS
column, we write the number of TDD nodes to represent the
polynomial equations Q0(X), Q(X,Y ), and X ′ = P (X,Y )
of the PDS. In the iLTS column, the number of TDD nodes
is the number of nodes to represent the polynomial equations
of the PDS and the polynomial equations of the iLTS. And
the number of TDD nodes in the R(X1, X2) column is the
number of nodes to represent the polynomial equations of the
PDS, the iLTS, and the symbolic simulation. The number of
TDD nodes is showed only when it is big enough, thus for
the tests whose numbers of TDD nodes are not showed we
write ”Small” instead. All the examples here are available in
the online examples of the POLYCHRONY toolset. The tests
were run on a virtual machine with one core processor 2.66
GHz, 1 Gb of physical memory, under Ubuntu-Linux 10.04.
PDS iLTS R(X1, X2)
nodes, time(s) nodes, time(s) nodes, time(s)
Small, 0.00 Small, 0.00 Small, 0.00Small, 0.00 Small, 0.00
Small, 0.00 Small, 0.00 Small, 0.00Small, 0.00 Small, 0.00
Small, 0.00 Small, 0.00 Small, 0.00Small, 0.00 Small, 0.00
Small, 0.02 140562, 0.67
3810301, 14965.82
396652, 119.84 2191292, 821.20
Small, 0.00 Small, 0.00 Small, 0.01Small, 0.00 Small, 0.01
TABLE II
EXPERIMENTAL RESULTS
VI. RELATED WORK AND CONCLUSIONS
The notion of translation validation was introduced in [21],
[22] by A. Pnueli et al. to verify the code generator of
SIGNAL. In that work, the authors define a language of
symbolic models to represent both the source and target
programs called Synchronous Transition Systems (STS). A STS
is a set of logic formulas which describe the functional and
temporal constraints of the whole program and its generated
C code. Then they use BDD representations to implement the
symbolic models STSs, and their proof method uses a SAT-
solver to reason on the signal constraints. It amounts to the
mapping for selected states, consisting of the values of input-
output-memory variables, for the source and the target code.
The drawback of this approach is that it does not capture
explicitly the clock semantics and in some cases, the code
generator eliminates the use of a local register variable in the
generated code and then, the mapping cannot be established.
Additionally, for a large SIGNAL programs, the logic formula
is asked to SAT-solver to solve is very large that makes
some inefficiency. In addition, the whole calculation of a
synchronous program or the generated code is considered
as one atomic transition in STS, thus it does not capture
the scheduling semantics of the programs. Another related
work is the approach of J. C. Peralta et al. [19] in which
is based on translation validation approach. In particular, they
translate both the SIGNAL (multi-clocked) specifications and
its generated code C/C++ or Java simulator into LTSs. Then,
an appropriate pre-order test on both LTSs can be interpreted
as a refinement between a generated code implementation and
its specification. The refinement they propose is a bisimulation
relation and they use the existing tools to generate the greatest
bisimulation relation for the specification and the target gener-
ated code in C/C++. In case there is no bisimulation relation,
counterexamples are generated automatically. However, this
approach has not been fully automated.
The present paper provides a proof of correctness of the
multi-clocked synchronous programming language compiler
for clock semantics preservation and applies this approach
to the synchronous data-flow language SIGNAL compiler.
We have proved that a synchronous data-flow compiler is
correct if and only if the abstract clocks and the clock
relations semantics of source programs are preserved during
the compilation phases of the compiler. The desired behaviors
of a given source program and its compiled program are
represented as PDSs over the finite field of integers modulo
p = 3. A refinement relation between the source program
and its compiled form is used to express the preservation. A
proof by simulation is presented to establish the refinement
relation. Each compilation stage is followed by our refinement
verification process to provide formal guarantees as strong
as those provided by a formally verified compiler. If the
compilation task from the source program to the compiled
form applies without compilation errors, and the compiled
form refines the source program, then the compiled form is
produced as output, else the compiler terminates with an error.
We have implemented and integrated our translation valida-
tion process within the POLYCHRONY toolset by extending the
functionality of the existing model checker SIGALI to prove
the correctness of the full compilation phases of the compiler.
As future work, to deal with synchronous programs with large
number of variables we intend to represent clock information
as formulas over Boolean variables, then use a SMT-solver to
check that the clock model of compiled program is a model of
the source program. Another perspective is to use Synchronous
Data-flow Dependency Graph (SDDG) to represent the de-
pendency semantics (or schedule semantics) of synchronous
programs and verify that the compiler compilation preserves
the data dependency semantics.
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APPENDIX A
Proof Theorem 1: (1) The proof can be found in [12].
(2) Since the number of state variables, event variables and
the value domain of a PDS are finite then its iLTS is finite.
Symbolic simulation over a finite iLTS (therefore finitely
branching) is the limit of nested projective equivalences. Thus
we can use the same proof method as in [23] for strong
simulation. We omit the proof here.
Proof Lemma 3: Let σ1 = q0,1, q1,1, q2,1, ... is an
execution in C starting in q1 = q0,1 and assume (q1, q2) ∈ R.
We can define a corresponding execution in A starting in
q2 = q0,2 with the same length (in case the execution σ1
is finite), where the transitions qi,1 −→ qi+1,1 are matched by
transitions qi,2 −→ qi+1,2 such that (qi+1,1, qi+1,2) ∈ R. We
use the induction method on i to prove it.
• Base case: i = 0. It follows directly from (q1, q2) ∈ R
in case q1 is a terminal state. If there is a transition
q0,1
P (Y )−−−→ q1,1 such that y0,1 ∈ Sol(P (Y )) then there
exists a finite set of transitions (q0,2
Pj−→ qj1,2)j∈J with
Sol(P ) ⊆ Sol(∏
j∈J
Pj) and (q1,1, q
j
1,2) ∈ R,∀j ∈ J .
Because Sol(P ) ⊆ Sol(∏
j∈J
Pj), there exists a polyno-
mial Pj(Y ) such that y0,1 ∈ Sol(Pj), and the transi-
tion q0,1
y0,1−−→ q1,1 can be matched by the transition
q0,2
y0,1−−→ qj1,2 with (q1,1, qj1,2) ∈ R. This yields the
execution fragment q0,2, y0,2, q1,2 with y0,1 = y0,2 in A.
• Induction step: Assume i > 0 and that the execution
q2, y0,2, q1,2, y1,2, q2,2, y2,2, ..., qi,2 is already constructed
with (qk,1, qk,2) ∈ R and yk,1 = yk,2 for k = 0, ..., i. If
σ1 has length i and qi,1 is a terminal state, then the exe-
cution fragment σ2 = q2, y0,2, q1,2, y1,2, q2,2, y2,2, ..., qi,2
is an execution fragment with the same length which is
state-wise related to σ1. Now we assume that si,1 is not
terminal. We consider the step qi,1
P (Y )−−−→ qi+1,1 with
yi,1 ∈ Sol(P (Y )) in σ1. Since (qi,1, qi,2) ∈ R, there
exists a finite set of transitions (qi,2
Pj−→ qji+1,2)j∈J with
Sol(P ) ⊆ Sol(∏
j∈J
Pj) and (qi+1,1, q
j
i+1,2) ∈ R,∀j ∈ J .
Because Sol(P ) ⊆ Sol(∏
j∈J
Pj), there exists a polyno-
mial Pj(Y ) such that yi,1 ∈ Sol(Pj), and the transi-
tion qi,1
yi,1−−→ qi+1,1 can be matched by the transition
qi,2
yi,1−−→ qji+1,2 with (qi+1,1, qji+1,2) ∈ R. This yields the
execution fragment q2, y0,2, q1,2, y1,2, ..., qi,2, yi,2, qi+1,2
with is state-wise related to the execution σ1 and with
yi,1 = yi,2 in A.
Proof Proposition 4: ⇒) We use an induction proving
method over j. It holds obviously with j = 0. Assume that
we have Rj+1(x1, x2) = 0 and let x1 P−→ x′1 be a transition
in C. It is clear that P (Y ) ≡ T1(x1, Y, x′1). We define the
polynomial Q(Y ) ≡ ∃x′2T2(x2, Y, x′2)⊕Rj(x′1, x′2), Rj being
computed in Algorithm 1 above. This polynomial captures the
set {y|∃x2 Pi−→ xi2, Pi(y) = 0∧x′1 j xi2}. By the definition of
Rj+1, the y value is in Sol(T1(x1, Y, x′1)), thus Sol(P (Y )) ⊆⋃
i Sol(Pi), which means x1 (j+1) x2.
⇐) We can apply again an induction method over j similar
to the proof of the Theorem 1. Thus we omit it here.
Proof Proposition 5: Termination is guaranteed by the
fact that relations Rj are finite and nested. The second
statement is a corollary of Proposition 4 and Theorem 1.
